

ES_K32W061

Errata for K32W061 K32W041

Rev. 3.0 — 24 December 2024

Errata

1 Errata for K32W061 K32W041

This report applies to the product list of K32W061, K32W041 which have the following marking information of Line C: s * D *** 2

- s: diffusion center global foundry
- AP: assembly plant, X (ASEN manufacturing, Suzhou), S (NXP manufacturing Kaohsiung, Taiwan)
- D: RoHs Dark Green chemical content of molding
- ***: YWW, assembly data code in year and week
- 2: die version

Errata ID	Errata Title
SE300	JTAG: IDE loses communication with device
SE301	UART: Cannot detect error on second stop when 2 stop configuration is used
SE302	AES crypto possible corruption using USART/SPI/ADC DMA mode consecutively
SE303	ADC precision will degrade when using synchronous clock source as functional clock

SE300: JTAG: IDE loses communication with device

Errata type: Errata

Description: MCUXpresso debug cannot be used for applications with the watchdog enabled. During the debug session, the watchdog fires cause the IDE to lose connection, which prevents further debug in the session.

Workaround: Disable the watchdog during debug sessions.

SE301: UART: Cannot detect error on second stop when 2 stop configuration is used

Errata type: Errata

Description: When UART is configured to use 2 Stop bit protocol, the device does not detect error on second stop bit.

Workaround: No workaround is available. It is recommended not to use 2 stop bit protocol.

SE302: AES crypto possible corruption using USART/SPI/ADC DMA mode consecutively

Errata type: Errata

Description: The hardware AES crypto engine may not be safely executed while DMA write operations are performed by USART0/1, SPI0/1 and ADC. This is because the AES corruption happens under special data sequence on AHB port 7 when AES access is followed consecutively with a DMA write access to USART, SPI and ADC.

Workaround: The application software should avoid using hardware AES when write operation is required for USART/SPI/ADC DMA mode. The customer can use software AES encryption/decryption when USART/SPI/



ADC DMA write operation is needed. NXP provides suggestions (from SDK 2.6.6 or later) on how to switch between hardware and software AES dynamically depending on the USART/SPI/ADC DMA usage.

SE303: ADC precision will degrade when using synchronous clock source as functional clock

Errata type: Errata

Description: In user manual chapter 27.6.5 Optional Operating Modes for ADC, it mentions that “Two clocking modes are available, synchronous mode and asynchronous mode. The synchronous clocking mode uses the system clock in conjunction with an internal programmable divider. The main advantage of this mode is determinism”. But this statement is not correct, and it is inconsistent with the description for the ASYNMODE filed in ADC Control Register, under user manual chapter 17.1 ADC register, where it says “Synchronous mode is Not Supported”. In fact, K32W061 and K32W041 don’t support ADC synchronous mode because ADC precision will degrade due to the synchronous clock source.

Workaround: User should configure the ADC to use asynchronous clock source as functional clock.

2 Revision History

Table 1. Revision History

Document ID	Release Date	Description
ES_K32W061 v3.0	24 December 2024	Add SE303 and revision history, update legal information

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1. Revision History 3

Contents

1	Errata for K32W061 K32W041	1
2	Revision History	3
	Legal information	4

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2024 NXP B.V.

All rights reserved.

For more information, please visit: <https://www.nxp.com>

[Document feedback](#)

Date of release: 24 December 2024

Document identifier: ES_K32W061